

Two Stage [typ] 74xxx74 Synchronous Clock To drive [typ] FST3253

To drive [typ] FST3125 All /Clr & /Pre 0 90 180 270 connected to +5V 2 12 12 5 D Q 9 2 D D Q Q D Q 9 5 11 3 11 3 ≻Clk ∕Clk ∕Clk ∕Clk /Q /Q /Q /Q 6 8 6 8 Stage 1 Stage 2 Stage 3 Stage 4 ()

Softrock Synchronous Clock Generators from 4xF₀ Clocks Four Stage [typ] 74xxx74 Synchronous Clock

Clk[f0] from DDS or Osc



4 Stage State Diagram

[from]	[f ₀]	[/Q ₄]			[Q ₁]	Ť		[Q ₂]			[/Q ₃]		
State	Clk	D ₁	Q ₁	/Q1	D ₂	Q_2	/Q ₂	D ₃	Q_3	/Q3	D ₄	Q_4	/Q4
Pwr Up	Х	1	0	1	0	0	1	0	0	1	1	0	1
nt ₀ ⁻	Х	**			*.			*			**		
1 st clk	1	0	1	0	1	0	1	0	0	1	1	1	0
2 nd	1	0	0	1	0	1	0	1	0	1	1	1	0
3 rd	1	0	0	1	0	0	1	0	1	0	0	1	0
4 th	1	1	0	1	0	0	1	0	0	1	1	0	1
5 th	1	0	1	0	1	0	1	0	0	1	1	1	0
6 th	1	0	0	1	0	1	0	1	0	1	1	1	0
7 th	1	0	0	1	0	0	1	0	1	0	0	1	0
8 th	1	1	0	1	0	0	1	0	0	1	1	0	1
9 th	1	0	1	0	1	0	1	0	0	1	1	1	0
10 th	1	0	0	1	0	1	0	1	0	1	1	1	0
11 th	↑	0	0	1	0	0	1	0	1	0	0	1	0
Outputs			0°			90°			180°				270°

Softrock Synchronous Clock Generators from $4xF_0$ Clocks Reference 74HC74 Design

Softrock asynchronous clock generator v6.2 Lite & RXTX



Asynchronous clocking for receiver [transmitter is similar but 3, 2, 0, 1]



Note: Clock edges do not match up on S_0 and S_1 – that is why it is asynchronous